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Abstract—Recurrent Neural Networks (RNNs) are becom-
ing increasingly important for time series-related applications
which require efficient and real-time implementations. The
two major types are Long Short-Term Memory (LSTM) and
Gated Recurrent Unit (GRU) networks. It is a challenging
task to have real-time, efficient, and accurate hardware RNN
implementations because of the high sensitivity to impreci-
sion accumulation and the requirement of special activation
function implementations. Recently two works have focused
on FPGA implementation of inference phase of LSTM RNNs
with model compression. First, ESE uses a weight pruning
based compressed RNN model but suffers from irregular
network structure after pruning. The second work C-LSTM
mitigates the irregular network limitation by incorporating
block-circulant matrices for weight matrix representation in
RNNs, thereby achieving simultaneous model compression and
acceleration.
A key limitation of the prior works is the lack of a systematic
design optimization framework of RNN model and hardware
implementations, especially when the block size (or compres-
sion ratio) should be jointly optimized with RNN type, layer
size, etc. In this paper, we adopt the block-circulant matrix-
based framework, and present the Efficient RNN (E-RNN)
framework for FPGA implementations of the Automatic Speech
Recognition (ASR) application. The overall goal is to improve
performance/energy efficiency under accuracy requirement. We
use the alternating direction method of multipliers (ADMM)
technique for more accurate block-circulant training, and
present two design explorations providing guidance on block
size and reducing RNN training trials. Based on the two
observations, we decompose E-RNN in two phases: Phase
I on determining RNN model to reduce computation and
storage subject to accuracy requirement, and Phase II on
hardware implementations given RNN model, including pro-
cessing element design/optimization, quantization, activation
implementation, etc. 1 Experimental results on actual FPGA
deployments show that E-RNN achieves a maximum energy
efficiency improvement of 37.4× compared with ESE, and more
than 2× compared with C-LSTM, under the same accuracy.
Keywords-RNN; design optimization; FPGAs; block-
circulant matrix;
I. INTRODUCTION
Recurrent Neural Networks (RNNs) represent an impor-
tant class of machine learning techniques that are spe-
cialized for processing sequential data [1]. RNNs have
wide applications in speech recognition, natural language
processing, scene and semantic understanding, time series
analysis, etc. Many of these applications require efficient and
real-time implementations. The two major types of RNNs
with the broadest applications and highest performance are
the Long Short-Term Memory (LSTM) unit [2] and the
Gated Recurrent unit (GRU) [3]. LSTM and GRU RNNs
are computationally intensive but can effectively overcome
1The code is available in https://github.com/lz1313/BlockCIrculantRNN.
vanishing and exploding gradient problems [4] of traditional
RNNs.
As RNNs are related to time series analysis and used
for making temporal decisions, the real-time, high-efficiency
hardware implementations of RNNs are becoming impera-
tive. Recently, there have been extensive investigations in
industry and academia [5–15] on hardware acceleration of
(the inference phase of) feedforward Deep Neural Networks
(DNNs)2, in both FPGA and ASIC accelerations. Model
compression and algorithm-level acceleration of DNNs have
also been investigated, including weight quantization [16,
17], connection pruning [18, 19], and low rank approxi-
mation [20, 21]. Despite all this effort, there have been
limited contributions in prior work on the subject of efficient
RNN implementations, at least the inference phase which
requires real-time performance in power-budgeted systems.
In fact, hardware implementations and model compression
of RNNs exhibit unique challenges. First, RNNs are very
sensitive to accumulation of imprecisions, due to both
model compression and bit quantization. Additionally, for
LSTM/GRU RNNs, there are special operations like point-
wise multiplications and special activation functions like
tanh (hyperbolic tangent) [2, 3, 22], which require accurate
and efficient hardware implementations.
As a representative work on implementing LSTMs on
FPGAs, the ESE [23] implements the inference phase of
sparse LSTM model obtained by the parameter pruning
method [18, 19]. The ESE achieves higher energy efficiency
than GPU, but its performance is lower. This is due to
(i) the limited compression ratio for LSTMs (4-6× when
indices are accounted for), (ii) the irregular network structure
after pruning, and (iii) the inefficient implementation of
activations and indices.
In order to exploit the full computing power of FPGAs
and overcome the irregularity issue, the recent work C-
LSTM [24] has adopted block-circulant matrices [25, 26]
for weight matrix representations in LSTM RNNs, thereby
achieving simultaneous model compression and acceleration.
Fig. 1 shows an illustrative example. A block-circulant
matrix consists of a set of square circulant submatrices
(blocks). In a circulant matrix, each row (or column) vector
is a circulant reformat of the other row (column) vectors.
Therefore, each submatrix can be represented by a vector.
The first obvious benefit is storage size reduction from
O(n2) to O(n). In LSTM RNN, the major computation is
Wx of weight matrix W and vector x, where W is now
2We differentiate between feedforward DNNs used mainly for image
classification and cycle-based RNNs used mainly for sequential data
processing.
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Figure 1: An illustrative example of block-circulant matrices
for RNN weight representation.
block-circulant. The Fast Fourier Transform (FFT) method
could be utilized for acceleration, and the computational
complexity is reduced from O(n2) to O(n log n). In addition
to the computational and storage complexity reductions, the
block-circulant matrix-based compression generates regular,
structured weight matrices, which is amenable to efficient
hardware accelerations.
Overall speaking, the block-circulant matrix-based frame-
work allows us to achieve a fine-grained trade-off between
accuracy and compression/acceleration ratio. A larger block
size should be selected to achieve a higher compression ratio,
however, it may degrade the accuracy. The smaller block
sizes provide higher accuracy, but less compression ratio.
The prior work focus on the efficient implementation of
RNN inference phase given a pre-computed RNN model.
They did not provide a systematic method to perform
design optimization. When the block size (or degree of
model compression) needs to be optimized together with the
network type/size and different block sizes can be utilized
for different parts of a network, a significant increase in the
number of RNN training trials will be needed for design
optimization. Moreover, the design optimization needs to
be judiciously performed based on the overall accuracy and
performance requirements, as well as the computation and
storage resources of the hardware platform (e.g., FPGA). An
algorithm-hardware crosslayer framework is desirable.
In this work, we focus on block-circulant matrix-based
RNN implementations and aim to mitigate these limitations.
We propose fast and effective design optimizations for RNN
implementation, in which the term fast refers to reducing the
number of RNN training trials to arrive at a close-to-optimal
solution, and effectiveness is defined in terms of performance
and energy efficiency in (FPGA) hardware implementation
under overall accuracy requirements. The target application
is Automatic Speech Recognition (ASR), which is a rep-
resentative and computation-intensive application of (LSTM
and GRU) RNNs and is also the focus of [23]. Different from
prior works, we applied ADMM [27] to train the block circu-
lant based RNN models to achieve better accuracy. ADMM
is a powerful method for solving non-convex optimization
problems with combinatorial constraints.
To provide some high-level guidelines, we first perform
two design explorations on the RNN model: The first one is
top-down from the algorithm level, and clearly demonstrates
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Figure 2: The Phase-I algorithm of E-RNN.
that block size optimization should be prioritized over layer
size optimization under the overall accuracy constraint. The
second one is a bottom-up framework focusing on computa-
tion reductions, and effectively sets a proper range of block
size optimization. These two observations can effectively
reduce the number of training trials in design optimization.
Based on these two observations, we propose the E-RNN
design optimization framework of RNN implementation
on FPGAs. The proposed framework is also applicable to
ASICs. The optimization objectives are performance and
energy efficiency under the overall accuracy requirement.
The optimization variables include model type (LSTM,
GRU, etc.) selection, block size and layer size optimization,
hardware implementation structure and parallelism degree,
quantization and activation functions, etc. We divide the
overall design optimization into two phases. Phase I lies
at the interface between algorithm and hardware and de-
termines RNN model specifications, including model type,
layer size, and block size, under the overall accuracy con-
straint as shown in Fig. 2. The number of training trials is
effectively reduced by leveraging the above observations.
The RNN model can be fully accommodated using on-
chip BRAM of FPGA through this phase. Phase II focuses
on hardware-oriented optimization given the RNN model,
and determines the hardware implementation structure, the
number of processing elements (PEs), quantization scheme
and activation function implementations, etc. We conclude
the contribution of E-RNN in two-fold: (i) At software level,
we use ADMM-based training for deriving block-circulant
matrix-based RNN representation. ADMM-based training
is compatible with recent progress in stochastic gradient
descent (e.g., ADAM), which is not supported in the training
method of C-LSTM [24]. ADMM-based training provides
an effective means to deal with the structure requirement
in weight matrices, thereby enhancing accuracy and training
speed. (ii) At hardware level, we propose a systematic design
framework and hardware optimization using HLS, to achieve
alternative designs (LSTM vs. GRU) for RNNs, and to limit
the design range and accelerate the design exploration. The
systematic framework also works for other DNN designs
targeted at FPGAs due to the regularity of block-circulant
matrix. Experimental results on actual FPGA deployments
shows that the proposed E-RNN framework achieves a sig-
nificant energy efficiency improvement of 37.4× compared
with ESE [23] under the same accuracy degradation, and
energy efficiency improvement of over 2× compared with
C-LSTM [24].
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Figure 3: (a) An LSTM based and (b) a GRU based RNN
architecture.
II. BACKGROUND ON RNN CELLS
A. Long short-term memory (LSTM)
Modern large scale Automatic Speech Recognition (ASR)
systems take advantage of LSTM-based RNNs as their
acoustic models. An LSTM model consists of large matrices
which is the most computational intensive part among all the
steps of the ASR procedure. We focus on a representative
LSTM model presented in [22] whose architecture is shown
in Fig. 3 (a). An LSTM-based RNN accepts an input vector
sequence X = (x1;x2;x3; ...;xT ) (each of xt is a vector
corresponding to time t) with the output sequence from last
step YT−1 = (y0;y1;y2; ...;yT−1) (each of yt is a vector).
It computes an output sequence Y = (y1;y2;y3; ...;yT ) by
using the following equations iteratively from t = 1 to T :
it = σ(Wixxt +Wiryt−1 +Wicct−1 + bi), (1a)
ft = σ(Wfxxt +Wfryt−1 +Wfcct−1 + bf ), (1b)
gt = σ(Wcxxt +Wcryt−1 + bc), (1c)
ct = ft  ct−1 + gt  it, (1d)
ot = σ(Woxxt +Woryt−1 +Wocct + bo), (1e)
mt = ot  h(ct), (1f)
yt = Wymmt, (1g)
where symbols i, f , o, c, m, and y are respectively the
input gate, forget gate, output gate, cell state, cell output, and
projected output [22]; the  operation denotes the point-wise
multiplication, and the + operation denotes the point-wise
addition. The W terms denote weight matrices (e.g. Wix
is the matrix of weights from the input vector xt to the
input gate), and the b terms denote bias vectors. Please note
Wic, Wfc, and Woc are diagonal matrices for peephole
connections [28], thus they are essentially a vector. As a
result, the matrix-vector multiplication like Wicct−1 can be
calculated by the  operation. σ is the logistic activation
function and h is a user defined activation function. Here
we use hyperpolic tangent (tanh) activation function as h.
In the above equations, we have nine matrix-vector
multiplications (excluding peephole connections which
can be calculated by ). In one gate/cell, W∗xxt +
W∗ryt−1 can be combined in one matrix-vector mul-
tiplication by concatenating the matrix and vector as
W∗(xr)[xTt ,y
T
t−1]
T . The four gate/cell matrices can be
concatenated and calculated through one matrix-vector mul-
tiplication as W(ifco)(xr)[xTt , yTt−1]T . Thus, we can compute
the above equations with two matrix-vector multiplications,
i.e. W(ifco)(xr)[xTt , yTt−1]T and Wymmt.
B. Gated recurrent units (GRU)
The GRU is a variation of the LSTM as introduced in
[29]. It combines the forget and input gates into a single
“update gate”. It also merges the cell state and hidden state,
and makes some other changes. The architecture is shown
in Fig. 3 (b). Similarly, it follows equations iteratively from
t = 1 to T :
zt = σ(Wzxxt +Wzcct−1 + bz), (2a)
rt = σ(Wrxxt +Wrcct−1 + br), (2b)
c˜t = h(Wc˜xxt +Wc˜c(rt  ct−1) + bc˜), (2c)
ct = (1− zt) ct−1 + zt  c˜t (2d)
where symbols z, r, c˜, c are respectively the update gate,
reset gate, reset state, and cell state; the  operation denotes
the point-wise multiplication, and the + operation denotes
the point-wise addition. The W terms denote weight matri-
ces (e.g. Wzx is the matrix of weights from the input vector
xt to the reset gate). σ is the logistic activation function and
h is a user defined activation function. Here we use tanh
activation function as h. Note that a GRU has two gates
(update and reset), while an LSTM has three gates (input,
forget, output). GRUs do not have the output gate that is
present in LSTMs. Instead, the cell state is taken as the
output. The input and forget gates are coupled by an update
gate z, and the reset gate r is applied directly to the previous
cell state.
In the above set of equations, we have six matrix-vector
multiplications. In the reset and update gates, W∗xxt +
W∗cct−1 can be combined/fused in one matrix-vector
multiplication by concatenating the matrix and vector as
W∗(xc)[xTt , c
T
t−1]
T . Furthermore, the reset and update gate
matrices can also be concatenated and calculated through
one matrix-vector multiplication as W(rz)(xc)[xTt , cTt−1]T . In
this way, we compute the above equations with three matrix-
vector multiplications, i.e. W(rz)(xc)[xTt , c
T
t−1]
T , Wc˜xxt,
and Wc˜c(rt  ct−1).
III. BLOCK-CIRCULANT MATRICES FOR RNN MODELS
Overall, it is possible to simultaneously achieve significant
reductions in both computational and storage complexity,
for both inference and training. This is especially crucial
for hardware implementations.
We are not forcing the block-circulant format onto a
trained RNN weight matrix. Indeed, the ADMM training
to be discussed in Sec. III-B will directly result in RNN
weight matrices in the block-circulant format. From the
perspective of matrix theory, the block-circulant matrices
has shown the same “effectiveness” as the full matrices
in representing RNNs as discussed in [30]. In practice,
the block size represents a trade-off between accuracy and
storage/computation complexity. There is an upper bound on
the block size with minor accuracy loss.
A. Block-Circulant Matrices-Based Inference
The primary idea of block-circulant matrix-based LSTM
is to represent the original arbitrary weight matrix W ∈
Rm×n with an array of equal-size square sub-matrices (i.e.,
blocks), where each sub-matrix is a circulant matrix. Assume
there are p×q blocks after partitioning the matrix W, where
p = mLb and q =
n
Lb
. Here Lb is the block size. Then W =
[Wij ], i ∈ {1 . . . p}, j ∈ {1 . . . q}.
Each circulant matrix Wij can be defined by a vector
wij . More specifically, wij is the first row vector of Wij ;
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Figure 4: An illustration of FFT-based calculation in block-
circulant matrix multiplication.
the second row vector of Wij is a circulation of the first row
vector, and so on. Fig. 4 provides an example of circulant
matrix Wij . The storage complexity of a block-circulant
weight matrix is significantly reduced since we only need
to store one vector wij for each circulant matrix Wij . As a
result, we have the ability to store all the weights matrices
(i.e., W∗(xr)) and the projection matrix Wym in block
RAM (BRAM), thereby significantly improving the FPGA
performance. Additionally, the input feature x, bias b (bi,
bf , and bo), and diagonal matrices Wc (Wic, Wfc, and
Woc) can also be stored in BRAM due to a small quantity
of corresponding parameters.
Since a weight matrix W is now partitioned into p ×
q blocks, correspondingly, the input x is also partitioned
as x = [xT1 ,x
T
2 , . . . ,x
T
q ]
T , xj ∈ RLb . Then, the forward
propagation process in the inference phase is given by (with
bias and activation function omitted):
a = Wx =

∑q
j=1W1jxj∑q
j=1W2jxj
. . .∑q
j=1Wpjxj
 =
a1a2. . .
ap
 , (3)
where ai ∈ RLb is a column vector. We can see the calcula-
tion of Wx is reduced to the calculation of Wijxj’s. Then
according to the circulant convolution theorem [31, 32], the
calculation of Wijxj can be performed as
Wijxj = IFFT
(
FFT(wij) FFT(xj)
)
, (4)
where  denotes element-wise multiplications, and FFT
and IFFT denote Fast Fourier Transform (FFT) and in-
verse FFT, respectively. The computational complexity of
Wx is reduced from O(n2) by direct matrix-vector mul-
tiplication to O(pqLb logLb) by the “FFT→element-wise
multiplication→IFFT” procedure in Eqn. (4), which is
equivalent to O(n log n) for small p, q values. As a re-
sult, the simultaneous acceleration and model compression
compared with the original LSTM can be achieved for the
inference process.
The backward propagation process in the training phase
can also be implemented using block-circulant matrices,
which is similar to the procedure in [33]. It is important to
understand that during training, the block-circulant matrix-
based approach directly trains weight matrices in the block-
circulant format by training only one vector for each block
(i.e., circulant matrix).
B. ADMM-Based Training
Consider an optimization problem minx f(x) with com-
binatorial constraints. This problem is difficult to solve
directly using optimization tools [34]. Through the ap-
plication of ADMM [35, 36], the original optimization
problem is decomposed into two subproblems, and will be
iteratively solved until convergence. The first subproblem is
minx f(x)+q1(x) where q1(x) is a differentiable, quadratic
term. This subproblem does not have combinatorial con-
straints and can be solved using traditional optimization
method, e.g., SGD for RNN training. The second sub-
problem is minx g(x) + q2(x), where g(x) corresponds
to the original combinatorial constraints and q2(x) is also
quadratic. For special types of combinatorial constraints,
including structured matrices, quantization, etc., the second
subproblem can be optimally and analytically solved, as
shown in the following discussions.
Consider an RNN model with N layers. The collection
of weights in layer l is denoted by Wl. The loss function is
denoted by f
({Wl}Nl=1). Let (Wl)ij with dimension Lb ×
Lb denote the ijth block in the structured matrix that Wl
should be mapped to.
We introduce auxiliary variables Zl and Ul, which have
the same dimensionality as Wl. Through the application of
ADMM3, the original structured training problem can be de-
composed into two subproblems, which are iteratively solved
until convergence. In each iteration k, the first subproblem
is
minimize
{Wl}
f
({Wl}Nl=1)+ N∑
l=1
ρl
2
‖Wl − Zkl + Ukl ‖2F ,
(5)
where Ukl is the dual variable updated in each iteration,
Ukl := U
k−1
l + W
k
l − Zkl . In the objective function of
(5), the first term is the differentiable loss function of
RNN, and the second quadratic term is differentiable and
convex. As a result, this subproblem can be solved by
stochastic gradient descent and the complexity is the same as
training the original RNN. A large number of contraints are
avoided here. The result of the first subproblem is denoted
by Wk+1l .Proven in [37], the global optimal solution of
the second subproblem is to find a Euclidean mapping of
Wk+1l + U
k
l to the closest structured (circulant) matrix
format. The result of the second subproblem is denoted by
Zk+1l .
For better illustration, let (Wk+1l +U
k
l ) denote a specific
matrix to be mapped, and let (Zk+1l ) denote the corre-
sponding structured format. For the ijth block, the elements
(1, 1), (2, 2),..., (Lb, Lb) of (Zk+1l )ij should be equal. For
Euclidean mapping, we have:
(Zk+1l )ij,(1,1) = (Z
k+1
l )ij,(2,2) = ... = (Z
k+1
l )ij,(Lb,Lb)
=
(Wk+1l + U
k
l )ij,(1,1) + ...+ (W
k+1
l + U
k
l )ij,(Lb,Lb)
Lb
(6)
3The details of the ADMM algorithm are discussed in [34, 35]. We omit
the details because of space limitation.
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Similarly the other entries in (Zk+1l )ij can be calculated.
We have proved that this is the optimal analytical solution
of the second subproblem. Fig. 5 illustrates an example of
the Euclidean mapping by applying Eqn. (6).
The overall procedure of ADMM-based structured ma-
trix training is shown in Fig. 6. Essentially speaking, it
iteratively (i) map Zk+1l to the structured format in the
optimal manner, and (ii) use the mapped Zk+1l as a dynamic
regularization target for weight training. Upon convergence
the RNN weights will converge to the structured format.
The proposed method effectively overcomes the limitation
of combinatorial constraints and achieves higher training
accuracy compared with the prior work, as shall be seen
in experimental results.
IV. RNN MODEL DESIGN EXPLORATION: A TOP-DOWN
VIEW
In this section, we perform RNN model design exploration
at the algorithm level, in order to shed some light on RNN
training trial reductions. More specifically, we provide an
analysis of the effect of model type (LSTM or GRU), layer
size, and block size on the overall accuracy. The design
variable with the least impact on the overall accuracy should
be given priority in design optimization. We focus on TIMIT
benchmark, the most widely utilized benchmark for ASR
applications. In the following, we will provide a detailed
discussion on the data set, RNN models, and results and
observations.
Dataset. The TIMIT dataset [38] contains broadband
recordings of 630 speakers of eight major dialects of Amer-
ican English, each reading ten phonetically rich sentences,
totally 6, 300 utterances. The TIMIT corpus includes time-
aligned orthographic, phonetic and word transcriptions as
well as a 16-bit, 16kHz speech waveform file for each
utterance.
RNN Models. The RNN models utilized in the design
exploration are summarized in Table I and Table II. We
stack multiple RNN layers to build our network. The number
of layers and layer sizes (dimensionality of ct) are listed
in the tables. For an LSTM cell, 256 − 256 − 256 means
that the network has three layers of LSTM cells with 256
hidden neurons in ct. The block sizes (as a power of 2)
are listed in the same format as layer sizes correspondingly.
Table I: Comparison among LSTM based RNN models
ID Layer Block Peep- Projection Phone Error PER degra-Size Size hole (512) Rate (PER) % dation (%)
1 256− 256− 256 − × × 20.83 −
2 256− 256− 256 2− 2− 2 × × 20.75 −0.08
3 256− 256− 256 4− 4− 4 × × 20.85 0.02
4 512− 512 − √ × 20.53 −
5 512− 512 4− 4 √ × 20.57 0.04
6 512− 512 4− 8 √ × 20.85 0.28
7 512− 512 8− 4 √ × 20.98 0.41
8 512− 512 8− 8 √ × 21.01 0.48
9 1024− 1024 − √ √ 20.01 −
10 1024− 1024 4− 4 √ √ 20.01 0.00
11 1024− 1024 4− 8 √ √ 20.05 0.04
12 1024− 1024 8− 4 √ √ 20.10 0.09
13 1024− 1024 8− 8 √ √ 20.14 0.13
14 1024− 1024 8− 16 √ √ 20.22 0.21
15 1024− 1024 16− 8 √ √ 20.29 0.28
16 1024− 1024 16− 16 √ √ 20.32 0.31
Table II: Comparison among GRU based RNN models
ID Layer Block Phone Error PERSize Size Rate (PER) % degradation (%)
1 256− 256− 256 − 20.72 −
2 256− 256− 256 4− 4− 4 20.81 0.09
3 256− 256− 256 8− 8− 8 20.88 0.16
4 512− 512 − 20.51 −
5 512− 512 4− 4 20.55 0.04
6 512− 512 4− 8 20.73 0.22
7 512− 512 8− 4 20.89 0.38
8 512− 512 8− 8 20.95 0.44
9 1024− 1024 − 20.02 −
10 1024− 1024 4− 4 20.03 0.01
11 1024− 1024 4− 8 20.08 0.06
12 1024− 1024 8− 4 20.13 0.11
13 1024− 1024 8− 8 20.20 0.18
14 1024− 1024 8− 16 20.25 0.23
15 1024− 1024 16− 8 20.31 0.29
16 1024− 1024 16− 16 20.36 0.33
“−” means that we do not apply (block-)circulant matrix on
the network, which is the baseline model for that specific
network structure. The baseline model with layer size 1,024
is the same as the baseline in ESE [23]. We also list
the configuration options like “peephole” and “projection”.
The performance is evaluated by phone error rate (PER)
or word error rate (WER) and degradations compared to
the corresponding baseline model. The smaller the PER or
WER, the better of the corresponding RNN model.
Results Discussion and Observations. From Table I and
Table II, we can observe that the block-circulant matrix-
based framework results in very small accuracy degradation
compared with the baseline model. More specifically, when
the block size is 4 (4 × parameter reduction) or smaller,
there is in general no accuracy degradation compared with
the corresponding baseline. When the block size is 8 (8 ×
parameter reduction), the accuracy degradation is negligible,
around 0.1%-0.15%. When the block size is 16, the accuracy
degradation is still only around 0.3%. As discussed before,
the baseline model with layer size 1,024 is the same as
the baseline in ESE [23]. Then we can conclude that the
block-circulant matrix-based framework outperforms ESE in
terms of model compression. This is because ESE achieves
9× parameter reduction with 0.3% accuracy degradation.
This parameter reduction even does not account for the
indices, which are needed at least one for each parameter
in the network structure after pruning. We will observe in
the hardware experimental results that the performance and
energy efficiency gains are even more significant compared
with ESE, thanks to the regularity in this framework.
Moreover, the above design exploration procedure pro-
vides observations on the RNN model selection and op-
timization, which could shed some lights on training trial
reductions. We can observe that changing from LSTM to
GRU or using a block size of 4 or smaller will not result in
accuracy degradation. Therefore, if the accuracy requirement
is very tight for the target application, we can in general
change to GRU and/or using a block size of 4. In this
way the amounts of computation and storage are reduced,
which is directly related to the performance and energy con-
sumption in hardware implementations, with zero accuracy
degradation. If a small amount of accuracy degradation is
allowed, then the top priority is using a block size of 8 or
16 compared with a smaller LSTM/GRU RNN model (i.e.,
a smaller layer size). This is because that the block-circulant
matrix based framework, as shown in the two tables, results
in smaller amount of accuracy loss and greater computa-
tion/storage reduction compared with a smaller LSTM/GRU
RNN model. For ASR applications, a block size of 8 or 16
will make the whole RNN model easily accommodated by
the on-chip BRAM of FPGAs. This observation validates the
effectiveness of the block-circulant framework, and becomes
the basis for reducing RNN training trials in the overall
design optimization procedure to be discussed in Section
VI.
A. The Underlying Principle of Observation
A natural question to ask is: what is the underlying reason
that using a larger block size (or more generally, reducing
weights) results in smaller accuracy degradation compared
with reducing the layer size? The reason is that the number
of weights exhibits a higher degree of redundancy compared
with the number of hidden neurons (the former is in the
order of O(n2) whereas the latter is in the order of O(n)).
Therefore, reducing the number of weights typically results
in very minor accuracy degradation, or no degradation at
all, compared with reducing layer size. This observation is
also discovered in [18, 39]. Besides, the overfitting issue
can be partially mitigated and the generality of RNN can be
improved through weight reductions.
V. RNN MODEL DESIGN EXPLORATION: A BOTTOM-UP
VIEW
In this section, we perform the second RNN model de-
sign exploration focusing on computation reductions. More
specifically, we analyze the amount of computation in each
layer as a function of block size, accounting for various
techniques for computation reductions. It can effectively set
a proper range of block size optimization, thereby facilitating
the overall design optimization.
A. Techniques for Computation Reduction in the Block-
Circulant Framework
1) FFT-IFFT Decoupling: We can pre-calculate
FFT(wij) vectors and store them in BRAM before the
inference phase since all the weights are fixed after the
training process. From Eqn. (4), we observe that the
calculations of FFT(xj) and IFFT are always executed in
pairs. There are N multipliers between FFT and IFFT,
which calculate the dot product of the intermediate results
of FFT(xj) and weight values FFT(wij) pre-stored in
BRAM.
To further achieve a higher degree of parallelism, we
adopt the FFT/IFFT decoupling technique concentrating on
reducing the number of FFT/IFFT computations. We give a
demonstration with weight matrix size 3 × 3 blocks shown
in Fig. 7, in which each input has 3 blocks (segments). The
intermediate results FFT(x1) need to be utilized 3 times
to finish the calculation process for 3 output segments. We
propose to pre-calculate FFT(x1), and store the intermediate
results in BRAM. Thus, for each ai, we can effectively re-
use the pre-calculated FFT(x1) vector. Additionally, accord-
ing to [40], FFT/IFFT are linear functions. Thus, FFT/IFFT
can be decoupled and IFFT will be executed after the
accumulation. For a weight matrix with p × q blocks, the
FFT(xj) pre-calculation could reduce the number of FFT
calculations from p · q to q, and the FFT/IFFT decoupling
could also reduce the number of IFFT from p · q to p.
2) Leveraging Special Property of Real-Valued FFTs:
We perform further computation reduction making use of
the following observation: The inputs/outputs of each layer
are real values without imaginary parts in actual RNN
applications. We focus especially on multiplications since
they are more expensive to implement than additions in
hardware. For example, both xj and wij are real-valued
vectors. Computation reductions are achieved in three as-
pects. First, FFT/IFFT can be simplified because the re-
sult of FFT with real-value inputs will be symmetric in
real and imaginary parts except for the base component
[41, 42]. As a result the last level of butterfly plot [43]
in FFT computation and the first level of IFFT can be
reduced by half. Second, the multiplication computation
of FFT(xj)FFT(wij) (and corresponding accumulations),
along with storage of intermediate results, are also reduced
by half. This is also the result of the symmetric property.
The second aspect is even more important because element-
wise multiplications/additions will become the dominant
computing part.
Finally, further computation reduction is achieved in
FFT/IFFT leveraging the FFT/IFFT properties. Take the
FFT as an example, the first two levels in the butterfly
plot of FFT do not need to perform multiplication because
the W twiddle factors are 1, -1, i, or −i in these two
levels. Only half of butterfly units in the third level need
3 times reduction
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Figure 7: A demonstration of matrix-vector multiplication
(matrix size 3 × 3 blocks) (top); and the calculation process
using decoupling techniques (bottom). FFT(wij)’s are pre-
calculated and stored in BRAM.
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Figure 8: Normalized number of multiplications as a func-
tion of block size with (a) layer size 512 and (b) layer size
2014.
to perform multiplication calculation; only 1/4 in the fourth
level, 1/8 in the fifth level, and so on. Reducing the number
of multiplications will be critical to the overall design
optimization.
B. Observation and Discussions
Accounting for the above-mentioned computation reduc-
tion techniques, we analyze the amount of computation in an
RNN layer as a function of block size. We consider layer
sizes 512 and 1024 that are typical for ASR applications.
Fig. 8 illustrates the amount of multiplication computation
(which is more expensive in hardware than additions) as
a function of block size with these two layer sizes. The
multiplications are normalized by the initial amount with
block size 1 (i.e., without application of block-circulant
matrices). Please note that the block size is a power of 2
as mentioned above.
As can be observed, the computation reduction will
converge when the block size reaches 32 or 64, and the
amount of computation can even increase when we further
increase the block size. The reason is because the increase in
computation in FFT/IFFT will compensate with the decrease
in element-wise multiplications. As the accuracy will also
degrade when block size reaches 32 or 64, we can set a
upper bound of 64 (or 32) of block size, thereby facilitating
the overall design optimization.
VI. E-RNN FRAMEWORK: PHASE I
A. Overview of the E-RNN Framework
Based on the above two design explorations and cor-
responding observations, we present the E-RNN design
optimization framework of RNN implementations in FPGA.
The optimization objectives are performance and energy
efficiency under the overall accuracy requirement. The opti-
mization variables include model type (LSTM, GRU, etc.),
block size and layer size optimization, hardware imple-
mentation structure and parallelism degree, quantization and
activation functions, etc.
To facilitate the design optimization procedure, we divide
the overall design optimization into two phases. Phase I
lies at the interface between algorithm and hardware and
determines RNN model specifications, including model type,
layer size, and block size, under the overall accuracy con-
straint. The objective is to reduce the RNN model size and
computations. Phase II focuses on hardware-oriented opti-
mization given the RNN model, and determines the hardware
structure, the number of processing elements (PEs), quanti-
zation scheme and activation function implementations, etc.
B. E-RNN Phase I: Deriving the RNN Model
The Phase-I algorithm of E-RNN framework is illustrated
in Fig. 2. It consists of three major steps, initial sanity
check, block size optimization, and fine tuning. Clearly this
algorithm has made use of the first observation that block
size optimization should be prioritized over layer size. The
second observation on block size range is effectively utilized
in the second step to reduce RNN training trials. The
objective of Phase I is to reduce the RNN model size storage
and computations (please note that computation will be the
primary goal of optimization as long as the whole RNN
model fits into BRAM of FPGA), and the overall accuracy
constraint needs to be satisfied.
The Step One performs a sanity check on whether it is
possible to accommodate the whole RNN model using on-
chip BRAM. As the block size should be the primary op-
timization variable, we start from the LSTM RNN baseline
model due to its high reliability, and estimate the block size
required to fit into BRAM. For example, the FPGAs we
test on (Xilinx Kintex UltraScale or Virtex-7) have 4-8MB
BRAM. For the ASR application and LSTM/GRU model,
a block size of 4 or 8 will fit the whole RNN model into
BRAM. A block size 8 will be safer in order to allocate
certain portion of BRAM for inputs/outputs. The required
block size serves as a lower bound for the subsequent step.
As long as the whole RNN model fits into the on-chip
BRAM of FPGA, the primary goal of optimization in Phase I
should be computation reduction rather than storage, because
the former is directly correlated with performance/energy
efficiency of hardware implementation. As a result, computa-
tion reduction becomes the primary goal of Step Two (block
size optimization). Remind that we have derived the lower
bound of block size from Step One and the upper bound
from Section V. In Step Two, we find the largest block
size within these bounds that satisfy the overall accuracy
constraint. With both bounds and the fact that the block size
should be a power of 2, the number of RNN training trials
can be significantly reduced. For example, if the lower bound
is 8 and the upper bound is 32 (or 64), there are at most 3
or 4 training trials needed for block size optimization.
Up till now we are using LSTM RNN model and have
derived a desirable block size. In Step Three (fine tuning),
we determine the model type (LSTM or GRU) and perform
fine tuning of block size (allowing for a larger block size
for relatively unimportant weight matrices). Determining
the model type is straightforward. We simply change from
LSTM to GRU with block size fixed (the GRU model will
be fitted into BRAM because it is smaller than LSTM), and
perform a single RNN training. If the accuracy requirement
can still be satisfied, it is desirable to shift from LSTM
to GRU because of less computation and storage. In the
ASR applications, we can switch safely from LSTM to GRU
without accuracy loss.
In this step, we will also increase the block size for
relatively unimportant weight matrices, which will not cause
a significant accuracy degradation. Those weight matrices
include the input and output matrices that will not propagate
from each time t to the subsequent time step. As indicated
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Figure 9: The overall E-RNN hardware architecture.
in [33], supporting multiple block sizes is achieved thanks to
the recursive property of FFTs [41, 42] with proper control
mechanism. In order to limit the number of additional RNN
training trials and simplify the control mechanism, we limit
the maximum type of block sizes to be 2. In other words,
we will only use a single larger block size for the input and
output matrices. The number of additional trainings will be
1 or 2 accounting for the upper limit of block size from
Section V. In our actual experiments, if the block size is 8
(or 16), there is only need for a single test of block size 16
(or 32) for input/output matrices, since a larger block size
will result in accuracy degradation.
In summary, the total number of training trials is limited
to around 5 thanks to the two observations in Section IV
and Section V. This number becomes affordable for ASR
and many other applications.
VII. E-RNN FRAMEWORK: PHASE II
Given the RNN model generated by Phase I, Phase II
focuses on hardware-oriented optimization, and determines
the hardware implementation structure, processing elements
(PEs) design, quantization scheme and activation function
implementations, etc.
A. E-RNN Hardware Architecture
Fig. 9 demonstrates the E-RNN hardware architecture.
A CPU and a host memory communicate with the FPGA
chip through PCI-Express (PCIE) bus. They can transmit the
input voice vector to the FPGA and receive the computation
results from the accelerator on FPGA. The host memory ini-
tially stores all the parameters (weight matrices and biases)
and input voice vectors, which will be further loaded into
on-chip memories (BRAM) of FPGA for online inference.
In the FPGA chip, we implement the E-RNN controller,
E-RNN accelerator, PCIE controller, and input/output buffer.
The E-RNN accelerator comprises a group of processing
elements (PEs). PEs are the basic computation block for one
set of input voice vectors with the corresponding weights and
are primarily responsible for the computing tasks in LSTM
and GRU. A handful of PEs and their peripheral components
are bundled as a compute unit (CU). Each CU implements
the LSTM/GRU model and computes one input voice vector
sequence independently. The E-RNN controller takes charge
of the process of data fetching of the PCIE controller. Most
importantly, it determines the computation pipeline flow of
the whole LSTM/GRU network. The on-chip input buffer
and output buffer have the data ready for PEs and collect the
output results from the accelerator. The E-RNN accelerator
fetches parameters and input voice vectors from on-chip
BRAM and collects the results and writes back to BRAM.
      BRAM 
(Weight PARM)
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Figure 10: The PE design in FPGA implementation.
B. PE Design
As shown in Fig. 10, a PE consists of two FFT operators,
M multipliers, a conjugation operator, log2N right shifting
registers, and an accumulator. The accumulator is an adder
tree with N inputs (same as the FFT size). Due to the
resource limitation on FPGAs, we need to let PEs operate
using time-division multiplexing (TDM) for different blocks.
Suppose the DSP and LUT usage of one PE are ∆DSP and
∆LUT , respectively. The number of PEs can be expressed
as: #PE = min{b DSP∆DSP c, b LUT∆LUT c}, where DSP , LUT
are the total resources of DSP and LUT, respectively.
C. Compute Unit (CU) Implementation
1) CU implementation of LSTM: The proposed CU ar-
chitecture for LSTM model described in Eqn. (1) can be
implemented using above designs, shown in Fig. 11. The
architecture consists of multiple PEs, sigmoid/tanh, double
buffers, and multiplier-adder block. There are five BRAM
blocks. BRAM 1 stores input features. The weights matrices
(W∗(xr) and Wc) are stored in BRAM 2, 3. BRAM 4 stores
bias vectors b and the projection matrix Wym is stored in
BRAM 5. Of course these weight matrices are stored with
compression in the block-circulant framework.
Based on data dependency of the LSTM model, we
propose to adopt multi-stage coarse-grained pipelining (ab-
breviated as CGPipe) techniques, to achieve maximum per-
formance under the resource constraints. The first CGPipe
stage is responsible for multiplication of weights matrices
(i.e.,W∗(xr)) and input vectors [xTt ,y
T
t−1]
T . The second
CGPipe stage is in charge of non-matrix vector multipli-
cations such as diagonal matrix-vector multiplication, bias
addition, and activation functions. The third CGPipe stage
processes the matrix-vector multiplication for projection
matrix Wym and projected output yt. A double buffer is
inserted among each CGPipe stage to shorten the idle time.
Fine-grained pipelining (abbreviated as FGPipe) methodol-
ogy is utilized to schedule the associated sub-operations
for each CGPipe stage. In our designs, double buffers
are only used between each pair of concatenated coarse-
grained pipelining stages and only 3 coarse-grained stages
are used. Double buffers are not used for weights. Because
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the inputs/intermediate results of LSTM/GRU do not have
high dimension (with dimension of 1,024, as example), the
double buffers only account for a very small portion of
BRAM resource.
The intermediate results (ct and mt) are initialized to
zero. To explain the mechanism of the architecture, we take
the computation of forget gate ft as a demonstration. As
shown in Fig. 11, input feature vectors [xTt ,y
T
t−1]
T fetched
from BRAM 1 and weight matrices Wf(xr) fetched from
BRAM 2 are prepared for PEs for the purpose of calculating
Wfxxt and Wfryt−1 in CGPipe stage 1. Wfcct−1 is gen-
erated by point-wise multiplication (a group of multipliers)
in the first phase of CGPipe stage 2. Adder trees accumulate
Wfxxt, Wfryt−1, Wfcct−1, and bias bf in the second
phase of CGPipe stage 2. After passing the intermediate
data through the activation function σ, E-RNN produces the
result ft. The computations of other gates are implemented
similarly. In the third phase of CGPipe stage 2, the computed
gate outputs (it, gt, and ft) are then fed into the multiplier-
adder block. By multiplying ot with the intermediate result
from tanh activation, E-RNN produces the projected output
mt. Output yt will be written back to BRAM 1 and replace
yt for the next recurrent process (yt−1 ← yt) after CGPipe
stage 3.
2) CU Implementation of GRU: The CU of GRU model
described in Eqn. (2) can also be implemented using above
design. The proposed architecture for GRU is shown in
Fig. 12, which contains multiple PEs, double buffer, sig-
moid/tanh, adder tree, and element-wise multiplier. GRU
architecture has four BRAM blocks, in which input feature
vectors [xTt , c
T
t−1]
T are stored in BRAM 1. Weight matrix
W∗(xc) is stored in BRAM 2. Bias values (including bz ,
br, and bc˜) are stored in BRAM 3, and weight matrix Wc˜x
is stored in BRAM 4.
Multi-stage CGPipe techniques are utilized based on data
dependency of the GRU model, to separate the timing
and resource-consuming matrix-vector operations. In GRU,
the first CGPipe stage takes charge of multiplication of
W∗(xc)[xTt , c
T
t−1]
T . The second CGPipe stage computes
the multiplication of Wc˜c(rt  ct−1) (rt calculated in the
first CGPipe stage) and Wc˜xxt. The third CGPipe stage
is responsible for the point-wise multiplication, activation
functions, and summation operations. In the proposed GRU
architecture, CGPipe stage 1 and CGPipe stage 2 can be
implemented using the same hardware resource of FPGA
with TDM method.
D. Input and Weight Quantization.
To achieve significant reduction in memory bandwidth
and footprint compared to long floating-point numbers, in
E-RNN, we adopt fixed-point arithmetic units instead of
floating-point units. However, shorter bit width may result
in dramatic accuracy degradation. Therefore, we need to
carefully select the total number of the bits for fixed-point
number representation, such that the LSTM/GRU model
can be compressed with small accuracy degradation. In
the inputs and weights quantization phase, we first ana-
lyze the numerical range of inputs and trained weights in
LSTM/GRU, and then initialize the integer and fractional
part. The quantization levels are determined by the (i) range
of FFT results, and (ii) the predefined number of quanti-
zation levels. Each layer has an additional static scaling
factor, which will not increase hardware implementation
complexity because the scaling factor will be stored along
with the FFT results after quantization.
The accuracy degradation from input/weight quantization
is very small (i.e., <0.1%) and will not affect the accuracy
of the design. 12-bit weight quantization is in general a safe
design (it is also used in ESE).
VIII. EVALUATION AND RESULTS
A. Evaluation Platform and Exploration
1) Experimental Platform: We use two FPGA platforms
for evaluating the proposed E-RNN framework for LSTM
and GRU RNNs: Alpha Data’s ADM-PCIE-7V3 and Xilinx
KU060. The ADM-PCIE-7V3 board, comprising a Xilinx
Virtex-7 (690t) FPGA and a 16GB DDR3 memory, is
connected to the host machine through PCIE Gen3 × 8 I/O
Interface. Xilinx KU 060 is a Kintex UltraScale serial FPGA
with two 4GB DDR3 memory. The host machine adopted
in our experiments is a server configured with multiple Intel
Core i7-4790 processors. The detailed comparison of on-
chip resources of the two FPGA platforms is presented in
Table IV. We use Xilinx SDX 2017.1 as the commercial
high-level synthesis backend to synthesize the high-level
(C/C++) based RNN designs on the selected FPGAs. The
E-RNN framework of FPGA implementation of (LSTM and
GRU) RNNs are operating at 200MHz on both platforms,
which is configured to be the same as the prior works ESE
[23] and C-LSTM [24] for fair comparisons.
2) High-Level Synthesis (HLS) Exploration: We have
developed an HLS framework for automatically converting
high-level descriptions of RNNs into FPGA implementa-
tions, with the framework overview shown in Fig. 13. This is
a template-based framework for design automation of RNN
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Figure 13: Overview of high level synthesis framework.
Table III: Detailed comparisons for different (LSTM and GRU) RNN designs on FPGAs (ours, ESE, and C-LSTM).
ESE [23] C-LSTM FFT8 [24](Block size: 8)
E-RNN FFT8
(Block size: 8)
E-RNN FFT16
(Block size: 16)
E-RNN FFT8
(Block size: 8)
E-RNN FFT16
(Block size: 16)
RNN Cell LSTM-1024 w/ projection-512 [22, 23] GRU-1024
Matrix Size
(#Params of top layer) 0.73M 0.41M 0.20M 0.45M 0.23M
Quantization 12bit fixed 16bit fixed 12bit fixed
Matrix
Compression Ratio 4.5 : 1
a 7.9 : 1c 15.9 : 1 8.0 : 1 15.9 : 1
Platform KU060 7V3 KU060 7V3 KU060 7V3 KU060 7V3 KU060 7V3
DSP (%) 54.5 74.3 95.4 85.6 96.4 79.6 79.0 62.1 79.5 64.3
BRAM (%) 87.7 65.7 88.1 78.5 90.3 65.2 90.8 88.2 81.2 79.5
LUT (%) 88.6 58.7 77.6 74.0 76.5 59.4 81.2 78.8 72.5 67.4
FF (%) 68.3 46.5 61.2 52.3 65.1 55.3 72.4 73.2 65.2 60.3
Frequency (MHz) 200
PER Degradation 0.30% 0.32% 0.14% 0.31% 0.18% 0.33%
Latency (µs) 57.0 16.7 13.7 12.9 7.4 8.3 10.5 10.5 6.7 6.5
Frames per
Second (FPS) 17,544
b 179,687 231,514 240,389 429,327 382,510 284,540 284,463 445,167 464,582
Power (W) 41 22 - 24 - 25 - 22 - 29
Energy Efficiency
(FPS/W) 428 8,168 - 10,016 - 15,300 - 12,930 - 16,020
a This estimation considers both weights and indices (there is at least one index per weight after compression in ESE). However, this is a pessimistic
estimation for ESE because indices can use fewer bits for representation than weights.
b We use ESE’s theoretical computation time to calculate FPS, the real computation time is larger than theoretical one which leads to smaller FPS.
c We measure the compression ratio by the number of parameters in matrices. As the network architectures are identical in C-LSTM and E-RNN, their
matrix compression ratios are the same.
Table IV: Comparison of two selected FPGA platforms
FPGA Platform DSP BRAM LUT FF Process
ADM-PCIE-7V3 3,600 1,470 859,200 429,600 28nm
XCKU060 2,760 1,080 331,680 663,360 20nm
implementations, based on the above described optimiza-
tions. The HLS framework consists of two parts which are
the primitive operation templates generator and the RNN
hardware design generator. More details are provided as
follows:
Template Generator: We develop the C/C++ based tem-
plate for each of the primitive operations in RNNs, e.g.,
tanh, sigmoid σ, point-wise vector addition, point-wise mul-
tiplication, and “FFT→element-wise multiplication→IFFT”
procedure.
Graph Generator: In order to extract the complicated
interactions among primitive operations in an RNN model,
we design a graph generator that produces a directed acyclic
data dependency and operation graph unrolling the compu-
tations in RNNs. We deliberately remove the feedback edges
of ct and yt, which are taken care of by the double-buffer
mechanism, and therefore do not harm the correctness and
efficiency of the RNN.
Operation Scheduler: The computational complexities of
the primitive operations in RNN exhibit a highly skewed
distribution. For example, the complexity of matrix-vector
multiplication [W∗x W∗r][xTt ,y
T
t−1]
T is 128× as that of
point-wise multiplication Wicct−1. Therefore, we develop
an automatic operation scheduler to generate a pipeline
scheme given the data dependency and operation graph from
the graph generator. The objective is to maximize throughput
under hardware resource constraints.
Code Generator and Synthesis Backend: The code gen-
erator takes the operation scheduling result as input and
generates the final C/C++ code automatically by integrating
the involved primitive operations. The generated C/C++ code
for RNN is then fed to an off-the-shelf commercial synthesis
backend to generate the FPGA implementation.
B. Experimental Results and Discussions
We evaluate the performance on both FPGA platforms
for LSTM and GRU RNNs using the same TIMIT dataset,
which is the same dataset utilized in the prior works ESE
and C-LSTM. The latencies of E-RNN framework imple-
mentation are measured by the total number of clock cycles
(NCC) multiplied by the clock period T (5 ns) from the
Xilinx SDx tools, and power/energy consumptions are from
actual power measurements. For platform KU060, since we
do not have the physical platform for power measurement,
we leave the power and energy efficiency values to be blank
in Table III.
As shown in Table III with detailed comparison results, we
explore on both LSTM and GRU, with two different block
sizes 8 and 16, on both selected FPGA platforms. The bit
length is optimized to be 12 bits, which is validated to result
in no additional accuracy degradation due to quantization.
We use the same baseline LSTM model with ESE/C-LSTM.
(i) We present a comparison between E-RNN with block size
8 and ESE, in which case the compression ratio will be simi-
lar. The comparison aims to demonstrate the lower accuracy
degradation and higher performance achieved by E-RNN;
(ii) we present a comparison between E-RNN with block
size 16 and ESE, in which case the accuracy degradation
will be similar. The comparison aims to demonstrate that
E-RNN achieves better performance and energy efficiency
under the same accuracy degradation; (iii) we compare the
performance and energy efficiency between E-RNN and C-
LSTM using the same block size (both are based on the
block-circulant matrix-based framework), to illustrate the
effectiveness of the design optimization framework; (iv) we
provide the results of E-RNN based on GRU model, for
further enhancement on performance and energy efficiency.
1) Comparison with ESE: When the block size is 8,
the compression ratio of E-RNN is similar compared with
ESE. The comparison results, as shown in the first and third
columns of Table III, are both on the KU060 FPGA platform.
We could observe that the E-RNN achieves lower accuracy
degradation compared with ESE (0.14% vs. 0.30%), demon-
strating the effectiveness of the block-circulant framework
in terms of accuracy. We can also observe that E-RNN
achieves 13.2× performance improvement, with an energy
efficiency improvement of 23.4× using actual measurement
results on the ADM-PCIE-7V3 board. It is necessary to note
that as shown in Table IV, the manufacturing process of
XCKU060 FPGA is 20nm while the process of Virtex-7 is
28nm, which means the energy efficiency gain reported here
is even conservative.
Although the compression ratios are similar, the signif-
icant efficiency improvement is because of the following
two reasons. First, the block-circulant framework results in
a regular network structure, and therefore a significantly
higher degree of parallelism. As an illustrative example, we
can implement in parallel 16 FFTs, each with 16 inputs, in
parallel in FPGA. In contrast, it will be especially difficult
for ESE to operate in parallel 16 × 16 = 256 inputs
when the network is stored in the irregular structure (one
weight indexing another). The second reason is the efficient
implementations of tanh and sigmoid activation functions.
Our piecewise linear approximation method can support
activation implementation only using on-chip resources. In
contrast, the ESE implements activations in look-up tables,
and therefore requires off-chip DDR storage if enough paral-
lelism is required (although it is possible to store all weight
parameters of ESE on-chip). The latter reason accounts for
more than 2× energy efficiency gain and the majority is
attributed to the regularity benefit. As a side evidence, the
LUT and FF utilizations of E-RNN are lower than ESE,
which shows that E-RNN has less boolean and numeric
nodes due to the regularity.
With block size 16, the accuracy degradation of E-RNN
(using LSTM model) is similar as ESE. As shown in the first
and fifth column of Table III, the E-RNN achieves 24.47
× performance improvement, with a energy efficiency im-
provement of 35.75 × using ADM-7V3 platform compared
with ESE. The results are at least 50% higher than results
of E-RNN with block size 8.
2) Comparison with C-LSTM: We applied ADMM to
well trained RNN models to train the block circulant
matrices. As ADMM does not hurt the original model
performance theoretically, but only convert the matrices to
block circulant format, the accuracy degradation is smaller
than C-LSTM. As a result, E-RNN achieves lower PER
degradation than C-LSTM when given the same block size
(0.14% vs. 0.32% with block size of 8). We compare the
performance and energy efficiency between E-RNN and C-
LSTM using the same block size 8 (both are based on the
block-circulant matrix-based framework). We can observe
that E-RNN achieves 1.33× performance improvement with
a block size of 8, with an energy efficiency improvement of
1.22× using the same ADM-PCIE-7V3 board. The similar
observation is also obtained from comparison using block
size of 16: E-RNN (using LSTM) achieves 1.32× perfor-
mance and 1.06× energy efficiency improvement compared
with C-LSTM. These improvements are attributed to the
design optimization framework, including hardware system
design, PE optimization, and quantization.
Among the three, the first two components are more effec-
tive compared to quantization: reducing from 16 bit to 12 bit
only accounts for less than 10% performance improvement.
Compared to C-LSTM, E-RNN has a systematic architecture
including PE and CU for both LSTM and GRU. In addition,
the optimization target of E-RNN is in the bottom level,
i.e., PE level. The seemingly counterintuitive observation
is because the same number of DSP blocks are utilized in
FPGA (on the other hand, BRAM does not account for a
large portion of energy consumption in FPGA).
3) Experimental Results on GRU: As shown in the right
four columns of Table III, compared with ESE, C-LSTM,
and E-RNN with LSTM, we can observe that the E-RNN
with GRU model achieves 26.48×, 2.59×, and 1.21× perfor-
mance improvement under the same accuracy degradation,
respectively. For the perspective of energy efficiency, the
E-RNN with GRU model can achieve 37.4×, 2.0×, and
1.05× improvement, respectively. Experimental results show
that the design optimization framework E-RNN with GRU
model can have the best performance and energy efficiency.
We verify that if the accuracy requirement can be satisfied,
it is desirable to shift from LSTM to GRU because of less
computation and storage.
IX. CONCLUSION
In this paper, we use ADMM-based training for deriv-
ing block-circulant matrice-based RNN representation. We
present the E-RNN framework for FPGA implementations
of the ASR application. The overall goal is to improve
performance/energy efficiency under accuracy requirement.
We start from two design explorations providing guidance
on block size and reducing RNN training trials. Based on
the two observations, we decompose E-RNN in two phases:
Phase I on determining RNN model to reduce computation
and storage subject to accuracy requirement, and Phase II on
hardware implementations given RNN model. We explore
on both LSTM and GRU using the proposed E-RNN and
we provide comprehensive comparisons with ESE and C-
LSTM. Experimental results demonstrate the effectiveness
of the proposed framework E-RNN compared with the prior
works ESE and C-LSTM.
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